

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 8

PATENT

Claims 2, 4, 5, 8, 9 and 32 are rejected as being anticipated by Grider et al. Applicant respectfully traverses the rejection first with respect to independent claim 2 which includes, *inter alia*, providing a substrate having first and second regions where the oxide layer at the first region is thicker than at the second region. The oxide layer at the first region is thicker than at the second region due to the halogen-containing impurities introduced into the first region. Thus, the halogen-containing impurities promote the oxide growth resulting in greater oxide thickness in the first region. Such a process is illustrated in Figure 2 of the present application.

In direct contrast, Grider et al. discloses introduction of "halogen species, such as fluorine or chlorine, to *retard* oxidation." Grider at col. 1, ll. 65-67; see also, col. 2, ll. 47-53. Thus, Grider et al. in fact teaches away from applicant's invention as claimed. As Grider et al. does not disclose, teach or suggest a method whereby halogen-containing impurities are introduced to promote oxide growth, Grider et al. does not anticipate claim 2 as amended. Hence, at least because of the aforementioned limitation in claim 2 added by amendment, applicant respectfully requests withdrawal of the rejection of claim 2 and allowance of claim 2 and all claims dependent therefrom. This includes claims 2, 4, 5, 8-16.

Independent claims 20 and 32, as well as, dependent claims 7 and 25 include similar limitation to that discussed with reference to claim 2. For at least the reasons mentioned in relation to claim 2, applicant respectfully requests withdrawal of the rejections and allowance of these claims and all those that depend therefrom. This includes claims 7, 20-23, 25 and 30-32.

Claim 6 provides, *inter alia*, "providing a semiconductor substrate having a first semiconductor surface where a first oxide layer thickness is desired and a second semiconductor surface where a second oxide layer thickness is desired, wherein said first semiconductor surface is adjacent said second semiconductor surface". *The first semiconductor surface is located directly adjacent to the second semiconductor surface.*

Halogen-containing impurities are introduced into an exposed surface of the semiconductor substrate to form a higher halogen concentration in the first region as compared to the second region. An oxidizing process is performed on the semiconductor substrate to simultaneously form the first oxide layer thickness at the first semiconductor surface and the second oxide layer thickness at the second semiconductor surface. In this way, *the first and second oxide layer thicknesses are formed adjacent one another above the adjacent semiconductor surfaces.*

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 9

PATENT

In contrast, Grider et al. discloses providing a substrate 30 having a first semiconductor surface area and a second semiconductor surface area separated by an isolation structure 32. See e.g., Grider et al. at Figs. 2-5; col. 2, ln. 62- col. 3, ln. 20.. As the two semiconductor surfaces of Grider et al. are explicitly separated by an isolation structure (32), Grider et al. does not disclose, teach or suggest two directly adjacent semiconductor surface areas as provided in Applicant's claim 2.

Accordingly, Grider et al. fails to disclose, teach or suggest every element of Applicant's claim 6. Hence, for at least this reason, Applicant respectfully requests withdrawal of the rejections to claim 6 and allowance thereof, as well as all claims dependent therefrom. This includes claims 6, 7 and 29.

Independent claims 24 and 27 each include limitations similar to that discussed with relation to claim 6. More specifically, among other elements:

Claim 24 provides, *inter alia*, "providing a semiconductor substrate having a first semiconductor surface area where a first oxide layer thickness is desired and a second semiconductor surface area where a second oxide layer thickness is desired, said first semiconductor surface area directly adjacent said second semiconductor surface area"; and

Claim 27 provides, *inter alia*, "providing a semiconductor substrate having a first semiconductor surface area where a first oxide layer thickness is desired, a second semiconductor surface area where a second oxide layer thickness is desired, and a third semiconductor surface area where a third oxide layer thickness is desired, wherein said first and second semiconductor surface areas are contiguous";

Thus, for at least the aforementioned reason, independent claims 24 and 27, as well as those that depend therefrom, are also in condition for allowance. This includes claims 24-28.

### CONCLUSION

In view of the foregoing, Applicants believe all claims now pending in this Application are in condition for allowance and an action to that end is urged. If the Examiner

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 10

PATENT

believes a telephone conference would aid in the prosecution of this case in any way, please call the undersigned at 303-571-4000.

Respectfully submitted,



Douglas M. Hamilton  
Reg. No. 47,629

TOWNSEND and TOWNSEND and CREW LLP  
Two Embarcadero Center, 8<sup>th</sup> Floor  
San Francisco, California 94111-3834  
Tel: (303) 571-4000  
Fax: (303) 571-4321  
DMH:sbm  
DE 7053913 v2

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 11

PATENT

**VERSION WITH MARKINGS TO SHOW CHANGES MADE**

2. (Three times amended herein) A method of forming a semiconductor device comprising:

providing a semiconductor substrate having a first region where a first oxide layer thickness is desired and a second region where a second oxide layer thickness is desired, wherein said first oxide layer thickness is greater than said second oxide layer thickness [said first region directly adjacent said second region];

introducing [a] halogen-containing impurities into an exposed surface of said semiconductor substrate to form a higher halogen concentration in said first region than in said second region;

performing an oxidizing process on said semiconductor substrate to simultaneously form said first oxide layer thickness at said first region and said second oxide layer thickness at said second region; and

forming a first memory gate electrode on said second oxide layer thickness, said second oxide layer thickness formed on said semiconductor substrate in a memory region.

4. (As previously amended) The method of claim 2 wherein introducing said halogen-containing impurities comprises an ion implantation.

5. (As previously amended) The method of claim 2 wherein introducing said halogen-containing impurities comprises introducing halogen-containing impurities into said first region and wherein said second region has substantially no halogen concentration therein.

6. (Five times amended herein) A method of forming a semiconductor device comprising:

providing a semiconductor substrate having a first semiconductor surface [region] where a first oxide layer thickness is desired and a second semiconductor surface [region] where a second oxide layer thickness is desired, wherein said first semiconductor surface is adjacent said second semiconductor surface;

introducing [a] halogen-containing impurities into said semiconductor substrate to form a higher halogen concentration in said [first region than in said second region]

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 12

PATENT

semiconductor substrate substantially below said first semiconductor surface than in said semiconductor substrate substantially below said second semiconductor surface;

performing an oxidizing process on said semiconductor substrate to simultaneously form said first oxide layer thickness [at] disposed above said first semiconductor surface [region] and said second oxide layer thickness [at] disposed above said second semiconductor surface [region]; and

wherein introducing said halogen-containing impurities comprises introducing halogen-containing impurities into said [first region] semiconductor substrate substantially below said first semiconductor surface at a first concentration and introducing halogen-containing impurities into said [second region] semiconductor substrate substantially below said second semiconductor surface at a second concentration, said first concentration greater than said second concentration, both said first and second concentrations formed of a dosage of said halogen-containing impurities greater than about  $1 \times 10^{14}$  carriers/cm<sup>2</sup> and less than about  $1 \times 10^{15}$  carriers/cm<sup>2</sup>.

84? 7. (As previously amended) The method of claim 6 wherein said halogen-containing impurities promote oxide growth on said semiconductor substrate such that said first oxide layer thickness is greater than said second oxide layer thickness [introducing said halogen-containing impurities comprises an ion implantation].

8. (As previously amended) The method of claim 2 wherein said halogen-containing impurities are selected from fluorine bearing impurities, chlorine bearing impurities, bromine bearing impurities, and iodine bearing impurities.

9. (As previously amended) The method of claim 2 wherein said semiconductor substrate also includes a third region where a third oxide layer thickness is desired, and wherein introducing said halogen-containing impurities also introduces halogen-containing impurities such that a different halogen concentration is formed in said third region than in said first region and in said second region.

10. (As previously amended) The method of claim 2 wherein said semiconductor device comprises a flash EEPROM semiconductor device.

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 13

PATENT

11. (As filed) The method of claim 2 wherein said first memory gate electrode comprises a floating gate electrode.
12. (As filed) The method of claim 11 wherein said first memory gate electrode is part of a stack gate cell.
13. (As filed) The method of claim 11 wherein said first memory gate electrode is part of a split gate cell.
14. (As filed) The method of claim 2 wherein said first memory gate electrode comprises a control gate electrode.
15. (As filed) The method of claim 14 wherein said first memory gate electrode is part of a stack gate cell.
16. (As filed) The method of claim 14 wherein said first memory gate electrode is part of a split gate cell.
20. (Four times amended herein) A method of forming a semiconductor integrated circuit, said method comprising:
  - providing a semiconductor substrate, said semiconductor substrate comprising a memory cell region, a first region for a MOS transistor, and a second region for a high voltage device;
  - forming a gate dielectric layer comprising an oxide overlying said semiconductor substrate including said first region and said second region;
  - selectively implanting halogen-containing impurities through said gate dielectric layer and into said second region [, said halogen-containing impurities formed of a dosage greater than about  $1 \times 10^{14}$  carriers/cm<sup>2</sup> and less than about  $1 \times 10^{15}$  carriers/cm<sup>2</sup>, said selectively implanting at an implant energy that is about 0.1 keV to about 40 keV]; and
  - simultaneously forming a first thickness of dielectric material overlying said first region and forming a second thickness of dielectric material overlying said second region by an oxidizing process, wherein said halogen-containing impurities in said second region promote formation of said second thickness of dielectric material.

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 14

PATENT

21. (Three times amended herein) The method of claim 20

wherein said selectively implanting halogen-containing impurities into said first region also includes selectively implanting halogen-containing impurities into said second region such that said first region has a greater halogen concentration than said second region, said halogen-containing impurities in said second region formed of a dosage greater than about  $1 \times 10^{14}$  carriers/cm<sup>2</sup> and less than about  $1 \times 10^{15}$  carriers/cm<sup>2</sup>.

22. (As filed) The method of claim 20 wherein said halogen-containing impurities are selected from fluorine bearing impurities, chlorine bearing impurities, bromine bearing impurities, and iodine bearing impurities.

23. (As filed) The method of claim 20 further comprising forming a third thickness of dielectric material overlying a third region, said third region being spatially apart from said first region and said second region.

24. (Twice amended herein) A method of forming a semiconductor device comprising:

providing a semiconductor substrate having a first semiconductor surface area [region] where a first oxide layer thickness is desired and a second semiconductor surface area [region] where a second oxide layer thickness is desired, said first semiconductor surface area [region] directly adjacent said second semiconductor surface area [region];

forming a dielectric layer on said substrate;

masking said dielectric layer to expose said first semiconductor surface area [region];

introducing [a] halogen-containing impurities through said dielectric layer and into said semiconductor substrate to form a higher halogen concentration in a volume of said semiconductor substrate (substantially below) said first semiconductor surface area [region] than in a volume of said semiconductor substrate (substantially below) said second semiconductor surface area [region]; and

performing an oxidizing process on said semiconductor substrate to simultaneously form said first oxide layer thickness at said first semiconductor surface area [region] and said second oxide layer thickness at said second semiconductor surface area [region];

said oxidizing process comprising a thermal anneal at about 780 to about 1000 degrees Celsius, and for a duration of about ten (10) minutes to about five (5) hours.

Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 15

PATENT

25. (As previously added) The method of claim 24 wherein said halogen-containing impurities promote oxide growth on said semiconductor substrate such that said first oxide layer thickness is greater than said second oxide layer thickness [said introducing said halogen-containing impurities comprises an ion implantation].

26. (As previously added) The method of claim 24 wherein said halogen-containing impurities are selected from fluorine bearing impurities, chlorine bearing impurities, bromine bearing impurities, and iodine bearing impurities.

27. (Four times amended herein) A method of forming a semiconductor device comprising:

providing a semiconductor substrate having a first semiconductor surface area [region] where a first oxide layer thickness is desired, a second semiconductor surface area [region] where a second oxide layer thickness is desired, and a third semiconductor surface area [region] where a third oxide layer thickness is desired, wherein said first and second semiconductor surface areas are contiguous;

introducing a halogen-containing impurities into said semiconductor substrate to form a higher halogen concentration in a first volume of said semiconductor substrate substantially below said first semiconductor surface area [region] than in a second volume of said semiconductor substrate substantially below said second semiconductor surface area [region], and a different halogen concentration in a third volume of said semiconductor substrate substantially below said third semiconductor surface area [region] than in said first volume [region] and said second volume [region], each of said higher halogen concentration and said different halogen concentration; and

performing an oxidizing process on said semiconductor substrate to simultaneously form said first oxide layer thickness at said first semiconductor surface area [region] and said second oxide layer thickness at said second semiconductor surface area [region].

28. (Amended once herein) The method of claim 27 wherein said performing an oxidizing process also simultaneously forms said third oxide layer thickness at said third semiconductor surface area [region].



Cheng-Tsung Ni et al.  
Application No.: 09/216,078  
Page 16

PATENT

29. (Previously once amended) The method of claim 6 wherein at least one of said first and second concentrations formed of a dosage of said halogen-containing impurities greater than about  $1 \times 10^{14}$  carriers/cm<sup>2</sup> and less than about  $1 \times 10^{15}$  carriers/cm<sup>2</sup>.

30. (As previously added) The method of claim 20 wherein said forming said first and second thickness of dielectric material comprises an anneal process performed at about 780 to about 1000 degrees Celsius, and for a duration of about ten (10) minutes to about five (5) hours.

31. (As previously added) The method of claim 30 wherein said anneal process is further performed at a pressure of about 760 Torr.

32. (Once amended herein) A method of forming a semiconductor device, the method comprising:

providing a substrate having a first region and a second region;

introducing halogen-containing impurities [flourine] into the substrate to form a higher concentration in the first region than in the second region;

placing the substrate in an oxidizing environment, wherein a thicker oxide layer forms over the first region where the halogen-containing impurities are located than over the second region; [in the first region than the an oxide layer forms on the substrate with a first thickness over the first region and a second thickness over the second region];

in a single step, forming a conductive layer disposed above the first region and the second region; and

removing portions of the oxide layer and the conductive layer to form gate structures disposed over the substrate.

FAX COPY RECEIVED

NOV 30 2001

TECHNOLOGY CENTER 2800